Abstract-A high-power low-distortion static var compensator based on a synchronous link converter has been proposed, where the harmonics are eliminated by incorporating a low-power insulated-gate-bipolar-transistor-based controlled current auxiliary converter in conjunction with a high-power gate-turn-off-thyristor-based converter. In this paper, a new load compensator based on this topology is proposed which does not require the information of the voltampere required by the load. As the requirement of the reactive voltampere calculator is eliminated, the scheme becomes insensitive to system frequency variations, temperature, and component aging. The control scheme required for the compensator is developed. The operation of the scheme is validated through extensive simulation studies. Experimental results obtained from a laboratory prototype are provided to demonstrate the viability of the scheme.
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I. INTRODUCTION
T HE traditional methods of reactive voltampere compensation consisting of switched capacitor or fixed capacitor and phase-controlled reactor coupled with passive filters are increasingly being replaced by new approaches utilizing the concept of synchronous link converters [3] . This new class of compensators, which has earned overwhelming response from the researchers, is known by several terminologies, such as the "var generator" [4] , "advanced static var generator" [5] , "synchronous solid-state var compensator" [6] , "pulsewidth modulation (PWM) inverter var compensator" [7] , "STATCON," etc. In this paper, it is referred to as a synchronous link converter var compensator (SLCVC). A new technique of harmonic elimination for the SLCVC is proposed in [1] and [2] , wherein low-frequency high-power devices and high-frequency low-power devices are combined to extract superior performance. The basic philosophy of the scheme is that two converters sharing a common dc bus are used in parallel, of which one is realized by gate-turn-off thyristors (GTO's), while the other one is realized by insulated gate bipolar transistors (IGBT's). The blocking voltage rating of IGBT's and GTO's of the auxiliary and the main converter, respectively, is the same and is decided by the dc-link voltage. Although IGBT's having forward-blocking voltage capability of 4.5 kV are commercially available, they cannot be switched at high frequency while negotiating high current. This is mainly due to the constraint imposed by the long current tail associated with the device characteristic. Therefore, all high-power converters realized either by GTO's or IGBT's should be operated at low switching frequency. The GTO converter (or the main converter) is operated with PWM control based on selective harmonic elimination technique so that only few low-order harmonics are eliminated. The high-frequency parallel or auxiliary converter is operated in the controlled current mode to eliminate the next higher order harmonics generated by the main compensator, as a result of which its voltampere rating remains low. When var compensators are used for load compensation, the load var demand is sensed by a reactive voltampere calculator (RVAC) based on which the compensator generates the required var. These RVAC's are sensitive to system frequency variations, temperature rise, and component aging. As a result, the compensation process is not accurate [8] . Moreover, the addition of an involved circuitry utilizing high-precision components, coupled with the requirement of frequent tuning of the circuit, makes the overall process complicated and costly.
In order to eliminate the requirement of the RVAC, a novel control technique is proposed in this paper. The underlying philosophy of the proposed technique can be stated as follows: in the SLCVC's proposed in [6] and [7] , the auxiliary compensator current is minimum if the entire var demand of the load is supplied by the main compensator. The var supplied by the main compensator depends on the magnitude of reference dc-link voltage V dc(rf ) . An incorrect value of V dc(rf ) will result in the auxiliary compensator supplying var to the load, which, in turn, increases its current. Thus, by monitoring the auxiliary compensator current, a suitable value for the reference dc-link voltage can be set so that the auxiliary compensator current is minimum. Since this current is the control variable of the closed-loop control structure which determines V dc(rf ) , variations in system frequency and parameters do not have any effect on the compensation process. The control scheme is applied for single-phase and three-phase systems. Detailed simulation studies and the experimental results obtained from a laboratory prototype are provided.
A modified version of the above scheme incorporating a current limit feature in the auxiliary compensator is 0278-0046/00$10.00 © 2000 IEEE also investigated. The effectiveness of this modified scheme is demonstrated through simulation studies.
II. OPERATING PRINCIPLE
The power circuit configuration of the scheme is shown in Fig. 1 . The main converter is operated with selective harmonic elimination technique, so as to eliminate 5th, 7th, and 11th harmonics. Hence, the switching frequency of the main compensator devices is 450 Hz. The fundamental component of the main compensator current is controlled by controlling TABLE I  TRUTH TABLE FOR REALIZATION are synthesized. The source currents are sensed and compared with the respective reference sinusoids. The error thus obtained decides the switching pattern of the auxiliary converter devices so that source currents are made to follow the respective reference current within a hysteresis band. As the source currents are forced to follow sinusoidal references, the load harmonics, if present, also are eliminated. The reference dc-link voltage V dc(rf ) is set by monitoring the auxiliary compensator current i cx . However, the magnitude of i cx contains only the information regarding the amount of var handled by the auxiliary compensator. For determining V dc(rf) , in addition to the magnitude of var, the sign (lag or lead) of the var handled is also required. Suppose that, at any instant of time, it is found that i cx is more than some prescribed limit. This implies that the auxiliary compensator is supplying either lagging or leading var. If it supplies lagging var, the reference dc-link voltage has to be increased, otherwise, it has to be decreased. The sign of the var handled by the auxiliary compensator is determined as follows. For this purpose, four current templates C 1 , C 2 , C 3 , and C 4 are synthesized. Template C 1 is obtained by adding a dc bias of magnitude DC b to a square wave having an amplitude of T p and phase shifted by 90 from the utility voltage V s . The dc bias DC b determines the maximum allowable auxiliary compensator current at steady state. The value of T p is so chosen that it is always higher than the peak of i cx for all operating conditions. Template C 2 is generated by adding a dc bias of 0(T p + 2DC b ) to C 1 . Templates C 3 and obtained from the comparisons are enumerated in Table I and  this table is used to realize the reference dc-link voltage generator circuit (RDG). The internal block diagram of the RDG is shown in Fig. 3 . The negative clippers are required to accomplish entries 2 and 3, while positive clippers are required to accomplish entries 6 and 7 of Table I . The error (err) thus obtained contains a dominant second harmonic component in addition to the dc component. This harmonic components are eliminated using a low-pass filter. The filtered error is processed by the proportional-integral (PI) controller which sets V dc(rf) . The limiter ensures that, during the transient period, V dc(rf ) does not fall below the magnitude of the peak utility voltage or rise above the maximum value of V dc for which the compensator is designed.
For the three-phase case, three sets of templates corresponding to the three phase voltages are synthesized. Each set of templates is then compared with the auxiliary compensator current of the respective phase. The three sets of error thus obtained are added and processed by the PI controller which sets V dc(rf) .
A. Control Configuration
The control block diagram of the scheme is shown in Fig. 4 . The auxiliary compensator current i cx is sensed and fed to the RDG which generates V dc(rf) (switch S in position SW1). The dc-link voltage is filtered and compared with V dc(rf) . The error being processed by the PI-CONT. (1) is used to control so that requisite amount of real power is drawn from or supplied to the utility to change V dc(rf ) . The output of the PI-CONT. (2) sets the magnitude of the reference current I rf . Thus, any change in V dc(rf) due to change in load var results in a simultaneous change in and I rf , leading to an increase in the dc-link voltage.
A small-signal model of the scheme, along with stability analysis, is provided in [9] . place within the compensator are roughly proportional to the current handled by the compensator. Thus, the increment in the load reactive voltampere demand increases the converter losses. In order to compensate these losses, the converter draws a higher value of real component of current from the source. This results in the increment of the utility current, even though there is no increment in the real component of the load. In the simulation studies, as the change in the reactive voltampere demand of the load is almost 145%, this change in the source current is perceptible. from (1:67 + j6:9) KVA/phase to (1:67 + j17:0) KVA/phase is shown in Fig. 6 .
It can be seen from the simulated waveforms that the auxiliary compensator current increases during the transient period. As the short time current rating of the devices is around twice that of their continuous rating, an increase in the magnitude of current through the auxiliary compensator devices during the short transient period is permissible. However, for applications where a large change in the magnitude of var is expected, the magnitude of current through the auxiliary compensator devices has to be limited during the transient period. This is achieved by incorporating a slight modification in the control structure, which is discussed in the next section.
IV. MODIFIED CONTROL STRATEGY
The RDG takes action only when ji cx j exceeds DC b . Two current limits 6I cx(max) are set, and when i cx is within these two limits, the auxiliary compensator is operated as explained previously, and, if i cx > I cx(max) or i cx < 0I cx(max) , gating pulses to the auxiliary compensator devices are disabled. As a result, i cx will either fall or rise toward zero. When i cx crosses (I cx(max) 0 h) or (0I cx(max) + h), gating pulses are released again. Thus, during the transient period, when ji cx j tries to increase beyond one of the set limits, it is effectively being trimmed and maintained at that limit within a hysteresis band h. The parameters jI cx(max) j and h are chosen to be 40.0 and 5.0 A, respectively. Simulated waveforms for the three-phase SLCVC for a change in load from (1:67 + j6:9) KVA/phase to (1:67 + j17:0) KVA/phase are shown in Fig. 7 .
V. EXPERIMENTAL RESULTS
Experimental studies are carried out to validate the operation of the proposed technique and results obtained from the laboratory prototype are presented.
The oscillogram record depicting the transient behavior of the scheme for a step change in load current from (0:5 + j0:5) to (0:5 + j6:0) A is shown in Fig. 8 . Initially, this increased reactive component of the load current is being supplied by the auxiliary compensator which causes the RDG to increase the reference dc-link voltage. As the dc-link voltage increases, the auxiliary compensator current decreases and, eventually, steady state is reached when it falls below DC b . A similar oscillogram record for a step change in load current from (0:5 + j6:0) to (0:5 + j0:5) A is shown in Fig. 9 .
In the three-phase case, the load current is maintained at (0:5 + j6:0) A/phase and V dc(rf ) is initially set at 150 V by keeping the switch S of Fig. 4 in position SW2. This value is deliberately kept less than the value required for the main compensator to be able to fully compensate the load. The control action is initiated by changing the switch position from SW2 to SW1. The oscillogram records depicting the behavior of the compensator are shown in Figs. 10 and 11. Prior to the changing of the switch position, the auxiliary compensator is supplying lagging var, since 150 V is inadequate for the main compensator to fully compensate the load. Hence, the magnitude of the auxiliary compensator current is higher than DC b . When the switch position is changed, in order to reduce the auxiliary compensator current, the RDG increases V dc(rf ) . This change in reference voltage, increases I rf and . When the magnitude of the dc-link voltage becomes higher than that required for the main compensator to fully compensate the load, the auxiliary compensator will start supplying leading var. Steady state is reached when the auxiliary compensator current falls below DC b .
VI. CONCLUSIONS
A novel control strategy for high-power SLCVC's involved in load compensation has been proposed. The proposed technique eliminates the requirement of the reactive voltampere calculator. This improves the system reliability. Moreover, the compensation process is insensitive to system parameter variations, thereby enhancing its accuracy. The effectiveness of the scheme was examined through detailed simulation and experimentation. A modified control principle which limits the auxiliary compensator current during the transient period was also proposed. 
